More details @ http://ardyt.irisa.fr/

AGENCE NATIONALE DE LA RECHERCHE



An Overview : Dynamically Reconfigurable Fault Tolerant FPGA Architecture

Basheer Ahmed Chagun Basha, Sebastien Pillement* University of Rennes1, IETR, Rue Christian Pauc, 44306 Nantes, France *LUNAM University, University of Nantes, IETR, Rue Christian Pauc, 44306 Nantes, France chagun-basha.basheerahmed@univ-nantes.fr, *sebastien.pillement@univ-nantes.fr









*ARDyT – Dynamically Reconfigurable Fault Tolerant Architecture

Health Monitoring Through FTAL

4

- > FTAL, a virtual layer, monitors the health status of physical architecture.
- > This Layer absorbs the hardware complexity of the mitigation technique.

5

Conclusion

- > Introduced framework for dynamically reconfigurable, fault tolerant SRAM based FPGA architecture.
- > Proper sharing of mitigation strategies between different layers of architecture will enable to have a reliable solution at reasonable cost.



Prospective Work

- Functional specification of fault tolerant abstraction layer (FTAL), which includes,
 - Getting the fault detection responses from different hardware modules.
 - Run time resource management.
 - Task relocation upon detection of permanent error.
 - Dynamic partial reconfiguration of faulty module.



In association with,

