

Leader: S. Pillement
University of Rennes 1 – IRISA/INRIA
ENSSAT – 6 rue de kerampont
22300 Lannion



ARDyT: Architecture Reconfigurable Dynamique Tolérante

CONTEXT

•In-the-field reconfiguration support makes FPGAs popular in embedded "evolvable platform"

•FPGAs are very sensitive to SEU if not using Rad-Hard technology •Rad-Hard technologies suffer from several drawbacks


OBJECTIVES

 To provide a flexible, scalable and low cost reconfigurable hardware which exhibits fault tolerant capabilities and self healing features

•To address automotive and aerospace domains



Stengths and weaknesses of the ARDyT proposal vs Rad-Hard approaches




Three axes: The designer is responsible for annotating the application; architecture and tools provide fault tolerant features

KEY PROPERTIES

✓ Global solution requires multiple levels

- ✓ Annotated User application
- ✓ Introspection compliant DPR Architecture
- ✓ Management facilities & policies
- ✓ A fault tolerant abstraction layer gathers together these contributions
- ✓ ARDyT supports on-demand and multi-level triplication mechanisms
- √ Tools are made available early and drive the architecture



The Fault-Tolerant abstraction layer isolates tools from architecture hence favors reuse and concurrent development

EXPECTED RESULTS

- ✓ Parameterized cost-reliability tradeoff
- ✓ ITAR free platform
- ✓ Short time-to-market

- ✓ FTAL absorbs HW protection complexity
- Heterogeneous relocatable bitstream
- ✓ Labs for HW innovation

Virtual layer Physical Layer

The global platform remains functional despite some SEU/ errors arise

FUTURE WORK

- ✓ New HW primitives versus fault models
- √ Hardware evolution based on a current Atmel FPGA
- ✓ Adapting virtual layer generator to fit FT policies















